{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:33:57Z","timestamp":1729676037599,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/ddecs.2007.4295251","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T16:49:29Z","timestamp":1216399769000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Layout to Logic Defect Analysis for Hierarchical Test Generation"],"prefix":"10.1109","author":[{"given":"Maksim","family":"Jenihhin","sequence":"first","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[]},{"given":"Witold A.","family":"Pleskacz","sequence":"additional","affiliation":[]},{"given":"Michal","family":"Rakowski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref10","article-title":"Cadence tools"},{"year":"0","key":"ref11","article-title":"Turbo Tester tools"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76925"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.5009408"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1109\/DFTVS.2001.966792","article-title":"CMOS Standard Cells Characterization for Defect Based Testing","author":"pleskacz","year":"2001","journal-title":"Proc of IEEE Intl Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"ref15","first-page":"945","article-title":"Improvement of Integrated Circuit Testing Reliability by Using the Defect Based Approach, Microelectronics Reliability","volume":"43","author":"kasprowicz","year":"2003","journal-title":"Elsevier Science"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.835727"},{"article-title":"Defect Oriented Testing for CMOS Analog and Digital Circuits","year":"1998","author":"sachdev","key":"ref4"},{"key":"ref3","first-page":"13","article-title":"Inductive Fault Analysis of MOS ICs","author":"shen","year":"1985","journal-title":"IEEE Design&test"},{"article-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref6"},{"journal-title":"Prediction Software Ltd","year":"2005","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966690"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2005.30"},{"key":"ref2","first-page":"390","article-title":"System Characterization of Physical Defects for Fault Analysis of MOS IC Cells","author":"maly","year":"1984","journal-title":"Proc 1984 ITC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470646"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639633"}],"event":{"name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","start":{"date-parts":[[2007,4,11]]},"location":"Krakow, Poland","end":{"date-parts":[[2007,4,13]]}},"container-title":["2007 IEEE Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4295238\/4295239\/04295251.pdf?arnumber=4295251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,12]],"date-time":"2019-05-12T19:35:02Z","timestamp":1557689702000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4295251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2007.4295251","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}