{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:51:28Z","timestamp":1725652288850},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/ddecs.2007.4295257","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T16:49:29Z","timestamp":1216399769000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Architecture for Highly Reliable Embedded Flash Memories"],"prefix":"10.1109","author":[{"given":"Benoit","family":"Godard","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Michel","family":"Daga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"81","article-title":"An Integrated ECC and Redundancy Repair Scheme for Memory Reliability Enhancement","author":"su","year":"2005","journal-title":"in Proc of the Int Symp Defect and Fault Tolerance in VLSI Systems"},{"key":"ref3","first-page":"114","article-title":"A Built-in Self-Repair Scheme for NOR-type Flash Memory","author":"chen","year":"2006","journal-title":"Proc VLSI Test Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708721"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270821"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802899"},{"article-title":"One bit error correction in a chain of bits","year":"2001","author":"rosa","key":"ref8"},{"article-title":"Non-volatile memory refresh control circuit","year":"1980","author":"furuta","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2003.1222363"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364529"},{"key":"ref1","first-page":"393","article-title":"A built-in self-repair scheme for semiconductor memories with 2-D redundancy","author":"huang","year":"2003","journal-title":"Proc Int Test Conf"}],"event":{"name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","start":{"date-parts":[[2007,4,11]]},"location":"Krakow, Poland","end":{"date-parts":[[2007,4,13]]}},"container-title":["2007 IEEE Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4295238\/4295239\/04295257.pdf?arnumber=4295257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T21:45:46Z","timestamp":1489614346000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4295257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2007.4295257","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}