{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T12:38:22Z","timestamp":1754483902113,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,4]]},"DOI":"10.1109\/ddecs.2007.4295258","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T12:49:29Z","timestamp":1216385369000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Analysis of Noise Margins Due to Device Parameter Variations in Sub-100nm CMOS Technology"],"prefix":"10.1109","author":[{"given":"Zhicheng","family":"Liang","sequence":"first","affiliation":[]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[]},{"given":"Kunihiro","family":"Asada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref4","article-title":"International Technology Roadmap for Semiconductors"},{"key":"ref3","article-title":"A Logic-Cell-Embedded PLA (LCPLA): an Area-Efficient Dual-Rail Array Logic Architecture","volume":"e87 c","author":"yamaoka","year":"2004","journal-title":"IEICE Tran Electron"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705316"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.998626"},{"key":"ref11","article-title":"MOSFET Models for VLSI Circuit Simulation","author":"arora","year":"1993","journal-title":"Springer Verlag Wien"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"article-title":"Principles of CMOS VLSI Design: A Systems Perspective","year":"1993","author":"weste","key":"ref12"},{"key":"ref8","article-title":"An IC Manufacturing Yield Model Considering Intra-Die Variations","author":"luo","year":"2006","journal-title":"Proc DAC"},{"key":"ref7","article-title":"Accurate and Efficient Gate-Level Parametric Yield Estimation Considering Correlated Variations in Leakage Power and Performance","author":"srivastava","year":"2005","journal-title":"Proc DAC"},{"key":"ref2","article-title":"A High-Speed PLA Using Dynamic Array Logic Circuits with Latch Sense Amplifiers","volume":"e84 c","author":"yamaoka","year":"2001","journal-title":"IEICE Tran Electron"},{"key":"ref9","first-page":"321","article-title":"Toward a systematic-variation aware timing methodology","author":"gupta","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.760371"}],"event":{"name":"2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","start":{"date-parts":[[2007,4,11]]},"location":"Krakow","end":{"date-parts":[[2007,4,13]]}},"container-title":["2007 IEEE Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4295238\/4295239\/04295258.pdf?arnumber=4295258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:45:47Z","timestamp":1489599947000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4295258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2007.4295258","relation":{},"subject":[],"published":{"date-parts":[[2007,4]]}}}