{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:54:42Z","timestamp":1753602882021},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/ddecs.2007.4295260","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T16:49:29Z","timestamp":1216399769000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["FPGA Implementaton of Strongly Parallel Histogram Equalization"],"prefix":"10.1109","author":[{"given":"Ernest","family":"Jamro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maciej","family":"Wielgosz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazimierz","family":"Wiatr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"60","article-title":"FPGA Implementation of the Dynamic Huffman Encoder","author":"jamro","year":"2006","journal-title":"Proc IFAC Workshop on Programmable Devices and Embedded Systems"},{"key":"ref3","first-page":"121","article-title":"A Novel Parallel-Serial Architecture for Neural Networks Implemented in FPGAs","author":"jamro","year":"2005","journal-title":"Proc IEEE Work Design and Diagnostics of Electronic Circuits and Systems"},{"journal-title":"Xess Corp XSV Board V1 1 Manual","year":"2001","key":"ref6"},{"key":"ref5","article-title":"Implementing A Histogram for Image Processing Applications","author":"garcia","year":"0","journal-title":"Xcell Journal"},{"article-title":"Digital Image Processing","year":"1987","author":"gonzalez","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/34.655647"}],"event":{"name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","start":{"date-parts":[[2007,4,11]]},"location":"Krakow, Poland","end":{"date-parts":[[2007,4,13]]}},"container-title":["2007 IEEE Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4295238\/4295239\/04295260.pdf?arnumber=4295260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T01:33:11Z","timestamp":1489627991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4295260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2007.4295260","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}