{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:55:42Z","timestamp":1730213742967,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,4]]},"DOI":"10.1109\/ddecs.2007.4295307","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T12:49:29Z","timestamp":1216385369000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Quadrature-Phase Topology of a High Frequency Ring Oscillator"],"prefix":"10.1109","author":[{"given":"Abel","family":"Vamos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 1.8 V 2.4 GHz Monolithic CMOS Inductor-less Frequency Sythesizer for Bluetooth Application","author":"chun","year":"2002","journal-title":"A Thesis Work"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MELECON.2002.1014562"},{"key":"ref6","first-page":"289","article-title":"A Novel High-Speed Ring Oscillator for Multipase Clock Generation Using Negative Skewed Delay Scheme","author":"lee","year":"1997","journal-title":"IEEE JSSC"},{"key":"ref5","article-title":"Comprehensive design of a high frequency PLL sythesizer for ZigBee application","author":"tim\u00e1r","year":"2006","journal-title":"IEEE DDECS Prague"},{"key":"ref8","article-title":"Design and analysis of a ±1V CMOS four-quadrant analogue multiplier","volume":"145","author":"seng","year":"1998","journal-title":"IEE Proc-Circuits Devices Syn"},{"key":"ref7","article-title":"Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis","author":"betancourt-zamoa","year":"1998","journal-title":"2nd International Workshop on Design of Mixed-Mode Integrated Circuits"},{"journal-title":"Frequency Synthesis by Phase Lock","year":"1981","author":"egan","key":"ref2"},{"journal-title":"Digital PLL Frequency Synthesizers Theory and Design","year":"1983","author":"rohde","key":"ref1"}],"event":{"name":"2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","start":{"date-parts":[[2007,4,11]]},"location":"Krakow","end":{"date-parts":[[2007,4,13]]}},"container-title":["2007 IEEE Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4295238\/4295239\/04295307.pdf?arnumber=4295307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,27]],"date-time":"2018-12-27T17:55:58Z","timestamp":1545933358000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4295307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2007.4295307","relation":{},"subject":[],"published":{"date-parts":[[2007,4]]}}}