{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:47:49Z","timestamp":1725461269709},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ddecs.2008.4538776","type":"proceedings-article","created":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T19:58:11Z","timestamp":1213127891000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Design and Simulation of Runtime Reconfigurable Systems"],"prefix":"10.1109","author":[{"given":"Thilo","family":"Pionteck","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carsten","family":"Albrecht","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roman","family":"Koch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Torben","family":"Brix","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Maehle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-0017-6"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016583"},{"journal-title":"Virtex-5 FPGA Configuration User Guide UG191 Version 2 2","year":"2007","key":"1"},{"journal-title":"Early Access Partial Reconfiguration User Guide UG208 Version 1 1","year":"2006","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.69"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013627403946"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311211"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.7148\/2007-0509"}],"event":{"name":"2008 11th International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2008,4,16]]},"location":"Bratislava, Slovakia","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534845\/4538735\/04538776.pdf?arnumber=4538776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T16:30:16Z","timestamp":1489681816000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4538776\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2008.4538776","relation":{},"subject":[],"published":{"date-parts":[[2008,4]]}}}