{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T16:36:29Z","timestamp":1783701389770,"version":"3.55.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ddecs.2008.4538777","type":"proceedings-article","created":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T15:58:11Z","timestamp":1213113491000},"page":"1-6","source":"Crossref","is-referenced-by-count":49,"title":["Modeling and observing the jitter in ring oscillators implemented in FPGAs"],"prefix":"10.1109","author":[{"given":"Boyan","family":"Valtchanov","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alain","family":"Aubert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Florent","family":"Bernard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Viktor","family":"Fischer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250627"},{"key":"2","year":"0"},{"key":"1","author":"fahim","year":"2005","journal-title":"Clock Generators for SOC Processors"},{"key":"5","article-title":"evaluation of random number generators on fpga's","author":"abcunas","year":"2004","journal-title":"MQP Report"},{"key":"4","article-title":"a mathematical and physical analysis of circuit jitter with application to cryptographic random bit generation","author":"coppock","year":"2005","journal-title":"MQP Report"}],"event":{"name":"2008 11th International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","location":"Bratislava, Slovakia","start":{"date-parts":[[2008,4,16]]},"end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534845\/4538735\/04538777.pdf?arnumber=4538777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T12:30:17Z","timestamp":1489667417000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4538777\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2008.4538777","relation":{},"subject":[],"published":{"date-parts":[[2008,4]]}}}