{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:28:31Z","timestamp":1758893311702,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ddecs.2008.4538781","type":"proceedings-article","created":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T15:58:11Z","timestamp":1213113491000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs"],"prefix":"10.1109","author":[{"given":"Leos","family":"Kafka","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173521"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214379"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2004.1276583"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649634"},{"key":"6","article-title":"built-in self-test preparation in fpgas","author":"parreira","year":"2004","journal-title":"DDECS '04 Proceedings of the 7th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.5"},{"key":"4","first-page":"1773","article-title":"using run-time reconfiguration for fault injection applications","volume":"3","author":"leveugle","year":"2001","journal-title":"IMTC '01 Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference"},{"journal-title":"Virtex-4 Configuration Guide (UG071)","year":"2007","key":"9"},{"journal-title":"Virtex-II Pro and Virtex-II Pro X FPGA User Guide (UG012)","year":"2007","key":"8"}],"event":{"name":"2008 11th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2008)","start":{"date-parts":[[2008,4,16]]},"location":"Bratislava","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534845\/4538735\/04538781.pdf?arnumber=4538781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,7,19]],"date-time":"2018-07-19T18:05:19Z","timestamp":1532023519000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4538781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2008.4538781","relation":{},"subject":[],"published":{"date-parts":[[2008,4]]}}}