{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:44:56Z","timestamp":1725536696765},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ddecs.2008.4538783","type":"proceedings-article","created":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T19:58:11Z","timestamp":1213127891000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Partial Scan Based Test Generation for Asynchronous Circuits"],"prefix":"10.1109","author":[{"given":"D.P.","family":"Vasudevan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Efthymiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"315","article-title":"petrify. a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","author":"cortadella","year":"1997","journal-title":"IEICE Trans Inf and Syst"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(92)90033-U"},{"key":"1","first-page":"1","article-title":"programming in vlsi: from communicating processes to delay- insensitive circuits","author":"martin","year":"1990","journal-title":"C A R Hoare editor Developments in Concurrency and Communication UT Year of Programming Series"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.293952"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35064-6_11"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.54846"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105553"}],"event":{"name":"2008 11th International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2008,4,16]]},"location":"Bratislava, Slovakia","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534845\/4538735\/04538783.pdf?arnumber=4538783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:53:50Z","timestamp":1489686830000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4538783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2008.4538783","relation":{},"subject":[],"published":{"date-parts":[[2008,4]]}}}