{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:17:21Z","timestamp":1742397441191,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ddecs.2008.4538801","type":"proceedings-article","created":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T15:58:11Z","timestamp":1213113491000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Calculation of LFSR Seed and Polynomial Pair for BIST Applications"],"prefix":"10.1109","author":[{"given":"A.","family":"Jutman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Tsertov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584058"},{"key":"2","first-page":"878","article-title":"cellular automata-based test pattern generators with phase shifters","volume":"19","author":"mrugalski","year":"2000","journal-title":"IEEE Trans CAD\/ICAS"},{"journal-title":"The International Technology Roadmap for Semiconductors 2005 Update Test and Test Equipment","year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197635"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569803"},{"year":"0","key":"4"},{"key":"9","article-title":"essentials of electronic testing for digital memory & mixed signal vlsi circuits","author":"bushnell","year":"2000","journal-title":"Kluwer Academic Publishers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-006-0907-x"}],"event":{"name":"2008 11th International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2008,4,16]]},"location":"Bratislava, Slovakia","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534845\/4538735\/04538801.pdf?arnumber=4538801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T13:45:32Z","timestamp":1489671932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4538801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2008.4538801","relation":{},"subject":[],"published":{"date-parts":[[2008,4]]}}}