{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:06:15Z","timestamp":1725383175484},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ddecs.2008.4538810","type":"proceedings-article","created":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T19:58:11Z","timestamp":1213127891000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["SoC Symbolic Simulation: a case study on delay fault testing"],"prefix":"10.1109","author":[{"given":"A.","family":"Bosio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pravossoudovich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Bernardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/MDT.2004.17"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/54.173329"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/VTS.2002.1011103"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TCAD.1986.1270196"},{"key":"7","first-page":"22","article-title":"using infrastructure ip to support sw-based self-test of processor cores","author":"bemardi","year":"2004","journal-title":"Proc IEEE Int Workshop Microprocess Test Verification"},{"year":"0","key":"6"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ETS.2007.13"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/MDT.2004.1277902"},{"year":"0","key":"9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/DATE.2001.915014"},{"year":"2008","key":"11"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/VTS.2006.51"}],"event":{"name":"2008 11th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2008)","start":{"date-parts":[[2008,4,16]]},"location":"Bratislava","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534845\/4538735\/04538810.pdf?arnumber=4538810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T11:57:17Z","timestamp":1580731037000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4538810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2008.4538810","relation":{},"subject":[],"published":{"date-parts":[[2008,4]]}}}