{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:25:40Z","timestamp":1725431140919},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/ddecs.2009.5012092","type":"proceedings-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T16:44:32Z","timestamp":1243961072000},"page":"24-27","source":"Crossref","is-referenced-by-count":2,"title":["Fast congestion-aware timing-driven placement for island FPGA"],"prefix":"10.1109","author":[{"family":"Jinpeng Zhao","sequence":"first","affiliation":[]},{"family":"Qiang Zhou","sequence":"additional","affiliation":[]},{"family":"Yici Cai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Programmable logic data book","year":"2002","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.1998.743671"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167532"},{"key":"11","first-page":"526","author":"karypis","year":"1997","journal-title":"Proc 34th DAC"},{"key":"12","first-page":"84","article-title":"timing driven placement using complete path delays","author":"donath","year":"1990","journal-title":"Proc ACM\/IEEE DAC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167533"},{"key":"2","article-title":"multi-million gate fpga physical design challenges","author":"wang","year":"2003","journal-title":"ICC 03"},{"key":"1","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"vpr: a new packing, placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"Int Workshop Field Programmable Logic and Applications"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842812"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270101"},{"key":"5","first-page":"254","article-title":"effective partition-driven placement with simultaneous level processing and global net views","author":"zhong","year":"2000","journal-title":"Proceedings of the 2000 IEEE\/ACM International Conference on Computer-aided Design"},{"key":"4","first-page":"284","article-title":"a class of min-cut placement algorithm","author":"breuer","year":"1977","journal-title":"Proc 14th DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00008-4"}],"event":{"name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","start":{"date-parts":[[2009,4,15]]},"location":"Liberec, Czech Republic","end":{"date-parts":[[2009,4,17]]}},"container-title":["2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4957849\/5012077\/05012092.pdf?arnumber=5012092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T16:34:22Z","timestamp":1497803662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5012092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2009.5012092","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}