{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T17:06:31Z","timestamp":1748451991795,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/ddecs.2009.5012094","type":"proceedings-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:44:32Z","timestamp":1243975472000},"page":"30-33","source":"Crossref","is-referenced-by-count":3,"title":["Improve clock gating through power-optimal enable function selection"],"prefix":"10.1109","author":[{"family":"Juanjuan Chen","sequence":"first","affiliation":[]},{"family":"Xing Wei","sequence":"additional","affiliation":[]},{"family":"Yunjian Jiang","sequence":"additional","affiliation":[]},{"family":"Qiang Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"power aware tools and methodologies for the asic industry","author":"mehra","year":"2003","journal-title":"Low Power Tutorial DAC 2003"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35311-1_32"},{"key":"1","doi-asserted-by":"crossref","first-page":"658","DOI":"10.1145\/1391469.1391638","article-title":"a new paradigm for synthesis and propagation of clock gating conditions","author":"fraer","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"7","first-page":"839","author":"sulaiman","year":"2008","journal-title":"Using Clock Gating Technique for Energy Reduction in Portable Computers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878323"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229287"},{"key":"4","article-title":"the impact of clock gaing schemes on the power dissipation of synthesizable register files","volume":"2","author":"mueller","year":"2004","journal-title":"Circuits and Systems 2004 ISCAS '04 Proceedings of the 2004 International Symposium on Volume 2"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/81.841927"}],"event":{"name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","start":{"date-parts":[[2009,4,15]]},"location":"Liberec, Czech Republic","end":{"date-parts":[[2009,4,17]]}},"container-title":["2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4957849\/5012077\/05012094.pdf?arnumber=5012094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:34:24Z","timestamp":1497818064000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5012094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2009.5012094","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}