{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:45:12Z","timestamp":1725594312517},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/ddecs.2009.5012098","type":"proceedings-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:44:32Z","timestamp":1243975472000},"page":"50-55","source":"Crossref","is-referenced-by-count":6,"title":["An efficient fault simulation technique for transition faults in non-scan sequential circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"Bosio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pravossoudovich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Bernardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583984"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/54.173329"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2007","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538810"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907000"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527894"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494160"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223542"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585651"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.44"},{"key":"12","first-page":"162","article-title":"critical path tracing in sequential circuits","author":"abramovici","year":"1988","journal-title":"IEEE International Conference on Computer-Aided Design"}],"event":{"name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","start":{"date-parts":[[2009,4,15]]},"location":"Liberec, Czech Republic","end":{"date-parts":[[2009,4,17]]}},"container-title":["2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4957849\/5012077\/05012098.pdf?arnumber=5012098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:34:23Z","timestamp":1497818063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5012098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2009.5012098","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}