{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:22:18Z","timestamp":1725574938118},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/ddecs.2009.5012099","type":"proceedings-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:44:32Z","timestamp":1243975472000},"page":"56-61","source":"Crossref","is-referenced-by-count":1,"title":["Self-timed full adder designs based on hybrid input encoding"],"prefix":"10.1109","author":[{"given":"P.","family":"Balasubramanian","sequence":"first","affiliation":[]},{"given":"D.A.","family":"Edwards","sequence":"additional","affiliation":[]},{"given":"C.","family":"Brej","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1995.466975"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-4476-9_35"},{"key":"11","first-page":"36","article-title":"a practical comparison of asynchronous design styles","author":"lloyd","year":"2001","journal-title":"Proc 7th ASYNC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/12.73583"},{"key":"3","article-title":"chapter 7 - system timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802482"},{"journal-title":"SIA's ITRS Report 2007 Edition","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"7","first-page":"55","article-title":"technology mapping for area optimized quasi-delayinsensitive circuits","author":"folco","year":"2005","journal-title":"Proc IFIP VLSI-SOC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90035-B"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.123377"},{"key":"4","article-title":"a design methodology for self-timed systems","author":"singh","year":"1981","journal-title":"MIT Computer Science Laboratory Tech Report TR-258"},{"key":"9","first-page":"289","article-title":"asynchronous logics and application to information processing","author":"muller","year":"1963","journal-title":"Switching Theory in Space Technology"},{"journal-title":"Synthesis of Quasi-Delay-Insensitive Datapath Circuits","year":"2006","author":"toms","key":"8"}],"event":{"name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","start":{"date-parts":[[2009,4,15]]},"location":"Liberec, Czech Republic","end":{"date-parts":[[2009,4,17]]}},"container-title":["2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4957849\/5012077\/05012099.pdf?arnumber=5012099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T04:28:51Z","timestamp":1489811331000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5012099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2009.5012099","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}