{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:56:03Z","timestamp":1730213763925,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/ddecs.2009.5012106","type":"proceedings-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T16:44:32Z","timestamp":1243961072000},"page":"96-101","source":"Crossref","is-referenced-by-count":14,"title":["Packet header analysis and field extraction for multigigabit networks"],"prefix":"10.1109","author":[{"given":"Petr","family":"Kobiersky","sequence":"first","affiliation":[]},{"given":"Jan","family":"Korenek","sequence":"additional","affiliation":[]},{"given":"Libor","family":"Polcak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.50"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.44"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538788"},{"key":"1","volume":"1","author":"crowley","year":"2003","journal-title":"Network Processor Design Issues and Practices"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/40.988691"},{"journal-title":"System-on-a-Chip Design and Test","year":"2000","author":"rajsuman","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508163"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046223"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380737"},{"journal-title":"Liberouter","year":"2006","key":"8"},{"journal-title":"LocalLink Interface Specification","year":"2005","key":"11"}],"event":{"name":"2009 12th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems","start":{"date-parts":[[2009,4,15]]},"location":"Liberec","end":{"date-parts":[[2009,4,17]]}},"container-title":["2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4957849\/5012077\/05012106.pdf?arnumber=5012106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,15]],"date-time":"2019-04-15T18:49:09Z","timestamp":1555354149000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5012106\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2009.5012106","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}