{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:56:04Z","timestamp":1730213764138,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/ddecs.2009.5012129","type":"proceedings-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T16:44:32Z","timestamp":1243961072000},"page":"206-209","source":"Crossref","is-referenced-by-count":3,"title":["All digital baseband 50 Mbps data recovery using 5× oversampling with 0.9 data unit interval clock jitter tolerance"],"prefix":"10.1109","author":[{"given":"Sanad","family":"Bushnaq","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Toru Nakura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Makoto Ikeda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kunihiro Asada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20045173"},{"key":"2","first-page":"156","article-title":"a single-data-bit blind oversampling data-recovery circuit with an add-drop fifo for usb2.0 high-speed interface","volume":"55","author":"park","year":"2008","journal-title":"IEEE Trans"},{"key":"1","article-title":"multi-gigabit-rate clock and data recovery based on blind oversampling","author":"kim","year":"2003","journal-title":"Communications Magazine IEEE"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905233"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2005.1518197"}],"event":{"name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","start":{"date-parts":[[2009,4,15]]},"location":"Liberec, Czech Republic","end":{"date-parts":[[2009,4,17]]}},"container-title":["2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4957849\/5012077\/05012129.pdf?arnumber=5012129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T00:37:00Z","timestamp":1489797420000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5012129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2009.5012129","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}