{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:20:20Z","timestamp":1725675620292},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/ddecs.2009.5012132","type":"proceedings-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:44:32Z","timestamp":1243975472000},"page":"218-221","source":"Crossref","is-referenced-by-count":5,"title":["High-level symbolic simulation for automatic model extraction"],"prefix":"10.1109","author":[{"given":"Florent","family":"Ouchet","sequence":"first","affiliation":[]},{"given":"Dominique","family":"Borrione","sequence":"additional","affiliation":[]},{"given":"Katell","family":"Morin-Allory","sequence":"additional","affiliation":[]},{"given":"Laurence","family":"Pierre","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114910"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600119"},{"journal-title":"The Objective Caml System Release 3 11","year":"2008","author":"leroy","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1637837.1637852"},{"journal-title":"Correct Hardware Design and Verification Methods","year":"2005","key":"7"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-49519-3_22","article-title":"symbolic simulation: an acl2 approach","author":"moore","year":"1998","journal-title":"Formal Methods in Computed Aided Design (FMCAD)"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-40922-X_17","article-title":"a methodology for large-scale hardware verification","author":"aagaard","year":"2000","journal-title":"FMCAD '00 Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62942"},{"journal-title":"IEEE Standard VHDL Analog and Mixed-Signal Extensions","year":"2007","key":"9"},{"key":"8","article-title":"theosim: combining symbolic simulation and theorem proving for hardware verification","author":"sammane","year":"2004","journal-title":"Proceedings of the Symposium on Integrated Circuits and Systems Design SBCCI2004"},{"year":"0","key":"11"},{"journal-title":"IEEE Standard for Binary Floating-Point Arithmetic","year":"1985","key":"12"}],"event":{"name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","start":{"date-parts":[[2009,4,15]]},"location":"Liberec, Czech Republic","end":{"date-parts":[[2009,4,17]]}},"container-title":["2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4957849\/5012077\/05012132.pdf?arnumber=5012132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T16:50:18Z","timestamp":1633539018000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5012132\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2009.5012132","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}