{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:56:07Z","timestamp":1730213767895,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/ddecs.2009.5012134","type":"proceedings-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T16:44:32Z","timestamp":1243961072000},"page":"226-229","source":"Crossref","is-referenced-by-count":7,"title":["Forward and backward guarding in early output logic"],"prefix":"10.1109","author":[{"given":"Charlie","family":"Brej","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doug","family":"Edwards","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-4476-9_35"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/12.177306"},{"journal-title":"Early Resynthesis Tool","year":"0","key":"10"},{"key":"1","article-title":"is cmos more reliable with scaling?","author":"mak","year":"2002","journal-title":"Proc IEEE Int On-Line Testing Workshop"},{"key":"7","first-page":"242","article-title":"system timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"6","article-title":"an automatic synchronous to asynchronous circuit convertor","author":"brej","year":"2001","journal-title":"11th UK Asynchronous Forum"},{"key":"5","first-page":"204","article-title":"a theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proceedings of an International Symposium on the Theory of Switching"},{"key":"4","first-page":"103128","article-title":"beware the isochronic fork","volume":"13","author":"berkel","year":"1992","journal-title":"Integration the VLSI Journal"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2009.5012134"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012660"}],"event":{"name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","start":{"date-parts":[[2009,4,15]]},"location":"Liberec, Czech Republic","end":{"date-parts":[[2009,4,17]]}},"container-title":["2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4957849\/5012077\/05012134.pdf?arnumber=5012134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T00:26:13Z","timestamp":1489796773000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5012134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2009.5012134","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}