{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T14:17:42Z","timestamp":1761488262521,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/ddecs.2009.5012136","type":"proceedings-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:44:32Z","timestamp":1243975472000},"page":"234-237","source":"Crossref","is-referenced-by-count":7,"title":["Contention-avoiding custom topology generation for network-on-chip"],"prefix":"10.1109","author":[{"given":"Stanislaw","family":"Deniziak","sequence":"first","affiliation":[]},{"given":"Robert","family":"Tomaszewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/HSI.2008.4581419"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/CADCG.2007.4407952"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1007\/978-3-540-85857-7_8"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/2.976921"},{"key":"7","article-title":"contention-aware application mapping for network-on-chip communication architectures","author":"chou","year":"2008","journal-title":"Proc Intl Conf on Computer Design (ICCD)"},{"key":"6","first-page":"1","article-title":"custom topology generation for networkon- chip","author":"stuart","year":"2007","journal-title":"NORCHIP Conference"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ASPDAC.2007.357983"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1132952.1132953"},{"key":"9","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1109\/TCSII.2005.848972","article-title":"packet-switched on-chip interconnection network for system-on-chip applications","volume":"52","author":"lee","year":"2005","journal-title":"IEEE Trans Circuits Syst I Exp Briefs"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/1057661.1057769"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ISSOC.2006.321984"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1049\/ip-cdt:20045092"}],"event":{"name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","start":{"date-parts":[[2009,4,15]]},"location":"Liberec, Czech Republic","end":{"date-parts":[[2009,4,17]]}},"container-title":["2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4957849\/5012077\/05012136.pdf?arnumber=5012136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:34:26Z","timestamp":1497818066000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5012136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2009.5012136","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}