{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:21:04Z","timestamp":1743063664014},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491748","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"376-381","source":"Crossref","is-referenced-by-count":10,"title":["Analysis of power consumption and transition fault coverage for LOS and LOC testing schemes"],"prefix":"10.1109","author":[{"given":"F.","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Dilillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"X.","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref11","first-page":"307","article-title":"Low-Power Testing","author":"girard","year":"2007","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700648"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.49"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.91"},{"journal-title":"Synopsys's Design Compiler User Guide","year":"2006","key":"ref15"},{"journal-title":"Synopsys PrimeTime User Guide","year":"2006","key":"ref16"},{"journal-title":"Synopsys Tetramax User Guide","year":"2006","key":"ref17"},{"journal-title":"MentoGraphics ModelSim®","year":"0","key":"ref18"},{"journal-title":"Nanosim User Guide Synopsys","year":"2006","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.31"},{"key":"ref3","first-page":"9","article-title":"Low Cost Launch-on-Shift Delay Test with Slow Scan Enable","author":"xu","year":"2006","journal-title":"IEEE European Test Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.27"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.86"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"},{"journal-title":"Power-Aware Testing and Test Strategies for Low Power Devices","year":"2009","author":"girard","key":"ref9"},{"key":"ref20","article-title":"Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs","author":"remersaro","year":"2006","journal-title":"IEEE Int'l Test Conf"},{"key":"ref21","article-title":"At-Speed Scan Test with Low Power Activity","author":"moghaddam","year":"2010","journal-title":"Proc of IEEE VLSI Test Symp"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491748.pdf?arnumber=5491748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T21:37:25Z","timestamp":1536356245000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491748","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}