{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:17:34Z","timestamp":1773656254887,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491750","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:14:22Z","timestamp":1278425662000},"page":"364-369","source":"Crossref","is-referenced-by-count":6,"title":["Reduction of power dissipation through parallel optimization of test vector and scan register sequences"],"prefix":"10.1109","author":[{"given":"Zdenek","family":"Kotasek","sequence":"first","affiliation":[]},{"given":"Jaroslav","family":"Skarvada","sequence":"additional","affiliation":[]},{"given":"Josef","family":"Strnadel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"308","article-title":"Reducing Scan Base Testing Power Using Genetic Algorithm","volume":"2","author":"jelodar","year":"2006","journal-title":"Proceedings of 11 th Iranian Computer Engineering Conference"},{"key":"ref11","first-page":"140","article-title":"Test Power Reduction for Full Scan Sequential Circuits by Test Vector Modification","author":"kajihara","year":"2001","journal-title":"Proceedings of the Second Workshop on RTL ATPG & DFT"},{"key":"ref12","first-page":"178","article-title":"Power-Constrained Testing of VLSI Circuits","author":"nicolici","year":"2003"},{"key":"ref13","article-title":"Testing Of Digital Systems","author":"niraj","year":"2003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183173"},{"key":"ref15","first-page":"359","author":"roy","year":"2000","journal-title":"Low-Power CMOS VLSI Circuit Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923456"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283803"},{"key":"ref19","first-page":"211","author":"schmitz","year":"2004","journal-title":"System-Level Design Techniques For Energy-Effcient Embedded Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-6259-1"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/12.663775"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364437"},{"key":"ref6","first-page":"191","article-title":"Multiple Scan Chain Design Technique for Power Reduction during Test Application in BIST","author":"debjyoti","year":"2003","journal-title":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03)"},{"key":"ref5","first-page":"20","article-title":"Minimizing Power Dissipation in Scan Circuits During Test Application","author":"chakravarty","year":"1994","journal-title":"Proc Workshop on Low Power Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766696"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706917"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3635-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.931040"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297682"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923455"},{"key":"ref22","first-page":"125","author":"karvada","year":"2009","journal-title":"Digital systems test application optimization for low power dissipation"},{"key":"ref21","author":"karvada","year":"2009","journal-title":"BEAST Homepage"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref23","article-title":"MOS Scaling: Transistor Challanges for the 21st Century","volume":"19","author":"thompson","year":"1998","journal-title":"J Intel Tech"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966695"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Vienna","start":{"date-parts":[[2010,4,14]]},"end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491750.pdf?arnumber=5491750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T18:58:58Z","timestamp":1556823538000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491750","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}