{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:56:19Z","timestamp":1730213779199,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491752","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:14:22Z","timestamp":1278425662000},"page":"352-357","source":"Crossref","is-referenced-by-count":5,"title":["Constraint-based test pattern generation at the Register-Transfer Level"],"prefix":"10.1109","author":[{"given":"Taavi","family":"Viilukas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anna","family":"Krivenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743202"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207806"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.317464"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1145\/157485.164956","article-title":"high-level transformations for minimizing syntactic variances","author":"chaiyakul","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337309"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270851"},{"key":"ref16","article-title":"Enhancement of Test Environment Generation for Assignment Decision Diagrams","author":"fujiwara","year":"2008","journal-title":"WRTLT"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224448"},{"key":"ref18","article-title":"Fast test pattern generation for sequential circuits using decision diagram representations","volume":"16","author":"raik","year":"2000","journal-title":"JETTA"},{"key":"ref19","article-title":"On the Combined Use of HLDDs and EFSMs for Functional ATPG","author":"di guglielmo","year":"2007","journal-title":"East-West Design & Test Symposium"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"698","DOI":"10.1145\/196244.196619","article-title":"sequential circuit test generation in a genetic algorithm framework","author":"rudnick","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"ref6","first-page":"22","article-title":"Sequential circuit test generation using dynamic state traversal","author":"hiao","year":"1997","journal-title":"Proc European Design and Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.511578"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676471"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.7807"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"ref9","first-page":"720","article-title":"Functional fault modeling","author":"gupta","year":"1985","journal-title":"30th ACM\/IEEE DAC"},{"journal-title":"The ECLiPSe Constraint Programming System","year":"0","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.22"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491752.pdf?arnumber=5491752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T17:37:17Z","timestamp":1536341837000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491752","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}