{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:56:19Z","timestamp":1730213779348,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491753","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:14:22Z","timestamp":1278425662000},"page":"358-363","source":"Crossref","is-referenced-by-count":1,"title":["Fault diagnosis of crosstalk induced glitches and delay faults"],"prefix":"10.1109","author":[{"given":"Shehzad","family":"Hasan","sequence":"first","affiliation":[]},{"given":"Ajoy K.","family":"Palit","sequence":"additional","affiliation":[]},{"given":"Walter","family":"Anheier","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: an Efficient Parallel Fault Simulator for Synchronous Sequential Circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans on CAD of Integrated Circ and Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SPI.2009.5089850"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297626"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.30"},{"key":"ref11","first-page":"641","article-title":"Test Generation in VLSI Circuits for Crosstalk Noise","author":"chen","year":"0","journal-title":"Proc 1998 IITC"},{"journal-title":"Layout and Parasitic Information for Iscas Circuits","year":"0","author":"lu","key":"ref5"},{"key":"ref8","first-page":"331","article-title":"Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise","author":"chen","year":"0","journal-title":"Proc ICCAD 2000"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0461-0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990260"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391715"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"489","DOI":"10.1109\/43.838998","article-title":"Bridge Fault Diagnosis Using Stuck-At Fault Simulation","volume":"19","author":"wu","year":"2000","journal-title":"IEEE Trans on CAD of Integrated Circ and Syst"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491753.pdf?arnumber=5491753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T17:37:08Z","timestamp":1536341828000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491753","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}