{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T10:59:05Z","timestamp":1762340345158,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491755","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"346-351","source":"Crossref","is-referenced-by-count":15,"title":["On logic synthesis of conventionally hard to synthesize circuits using genetic programming"],"prefix":"10.1109","author":[{"given":"Petr","family":"Fiser","sequence":"first","affiliation":[]},{"given":"Jan","family":"Schmidt","sequence":"additional","affiliation":[]},{"given":"Zdenek","family":"Vasicek","sequence":"additional","affiliation":[]},{"given":"Lukas","family":"Sekanina","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2008.08.004"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCB.2006.872259"},{"key":"ref31","article-title":"Logic Synthesis and Optimization Benchmarks User Guide","author":"yang","year":"1991","journal-title":"MCNC Technical Report 1991-IWLS-UGSaeyang"},{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithm for VLSI Synthesis"},{"key":"ref10","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Electronics Research Laboratory Memorandum No UCB\/ERL M92\/41 University of California Berkeley CA 94720"},{"journal-title":"Notes Int l Workshop Logic Synthesis","year":"2001","author":"gao","key":"ref11"},{"key":"ref12","first-page":"532","article-title":"DAG-aware AIG rewriting: a fresh look at combinational logic synthesis","author":"mishchenko","year":"2006","journal-title":"43th Annual ACM IEEE Design Automation Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681549"},{"journal-title":"Berkeley Logic Synthesis and Verification Group","article-title":"ABC: A System for Sequential Synthesis and Verification","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3"},{"key":"ref18","first-page":"210","article-title":"The Observed Role of Structure in Logic Synthesis Examples","author":"fiser","year":"2009","journal-title":"Proc 18th of International Workshop on Logic and Synthesis 2009 (IWLS'09)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337323"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.46"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref4"},{"key":"ref3","first-page":"49","article-title":"The Decomposition and Factorization of Boolean Expressions","author":"brayton","year":"1982","journal-title":"Proceedings of the International Symposium on Circuits and Systems"},{"article-title":"LGSynth93 Benchmark Set Version 4.0","year":"1993","author":"mcelvain","key":"ref27"},{"key":"ref6","article-title":"Technology Mapping for Sequential Logic Synthesis","author":"moon","year":"1989","journal-title":"Proc Int'l Workshop on Logic Synthesis"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643371"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.62793"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185333"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114928"},{"key":"ref2","first-page":"74","article-title":"The decomposition of switching functions","author":"ashenhurst","year":"1957","journal-title":"Proceedings of the International Symposium on the Theory of Switching Part I 29"},{"journal-title":"A New Approach to the Design of Switching Circuits","year":"1962","author":"curtis","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887922"},{"key":"ref22","first-page":"121","article-title":"Cartesian Genetic Programming","author":"miller","year":"2000","journal-title":"Proc of the 3rd European Conference on Genetic Programming EuroGP2000 LNCS 1802"},{"key":"ref21","first-page":"183","article-title":"Small but Nasty Logic Synthesis Examples","author":"fi\u0161er","year":"2008","journal-title":"Proc 8th Int Workshop on Boolean Problems (IWSBP'08)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2000.869353"},{"key":"ref23","first-page":"8","article-title":"Principles in the Evolutionary Design of Digital Circuits - Part I","volume":"1","author":"miller","year":"2000","journal-title":"Genetic Programming and Evolvable Machines"},{"article-title":"MiniSAT","year":"0","author":"een","key":"ref26"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-18609-7","article-title":"Evolvable Components: From Theory to Hardware Implementations","author":"sekanina","year":"2004"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491755.pdf?arnumber=5491755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T21:37:26Z","timestamp":1536356246000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491755","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}