{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:56:25Z","timestamp":1730213785565,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491757","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:14:22Z","timestamp":1278425662000},"page":"335-340","source":"Crossref","is-referenced-by-count":12,"title":["Synthesizing multiplier in reversible logic"],"prefix":"10.1109","author":[{"given":"Sebastian","family":"Offermann","sequence":"first","affiliation":[]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[]},{"given":"Gerhard W.","family":"Dueck","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2007.4313212"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1145\/1629911.1629984","article-title":"bdd-based synthesis of reversible logic for large functions","author":"wille","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/AICCSA.2006.205074","article-title":"novel reversible multiplier architecture using reversible tsg gate","author":"thapliyal","year":"2006","journal-title":"IEEE International Conference on Computer Systems and Applications 2006"},{"key":"ref14","first-page":"974","article-title":"Design of a novel reversible multiplier circuit using HNG gate in nanotechnology","volume":"3","author":"haghparast","year":"2008","journal-title":"World Applied Sciences Journal"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3923\/itj.2009.208.213"},{"key":"ref16","article-title":"Multiplication of many-digital numbers by automatic computers","volume":"145","author":"karatsuba","year":"1963","journal-title":"Doklady Akad Nauk SSSR"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836735"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","article-title":"Reversible computing","author":"toffoli","year":"1980","journal-title":"Automata Languages and Programming"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(02)00051-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"journal-title":"Quantum Computation and Quantum Information","year":"2000","author":"nielsen","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811448"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/414883a"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818324"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775915"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.12.006"},{"key":"ref22","article-title":"Quantum addition circuits and unbounded fan-out","author":"takahashi","year":"2009","journal-title":"Asian Conference on Quantum Information Science"},{"key":"ref21","first-page":"499","article-title":"Reversible Karatsuba's algorithm","volume":"12","author":"kowada","year":"2006","journal-title":"The Journal of Universal Computer Science"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491757.pdf?arnumber=5491757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T17:37:20Z","timestamp":1536341840000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491757","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}