{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:12:21Z","timestamp":1725559941227},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491763","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:14:22Z","timestamp":1278425662000},"page":"305-308","source":"Crossref","is-referenced-by-count":11,"title":["A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks"],"prefix":"10.1109","author":[{"given":"Farid","family":"Lahrach","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abderrazek","family":"Abdaoui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abderrahim","family":"Doumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Chatelet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.36"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994633"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802905"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.55"},{"journal-title":"Reliab Comput Cont Syst","year":"1987","author":"viswanadham","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/24.914546"},{"key":"ref3","first-page":"386","article-title":"Algorithms for efficient runtime fault recovery on diverse FPGA architectures","author":"lach","year":"1999","journal-title":"DFT'99"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891102"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837989"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1998.732171"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629973"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.678870"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801609"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2005.11"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491763.pdf?arnumber=5491763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T17:37:12Z","timestamp":1536341832000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491763\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491763","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}