{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:50:32Z","timestamp":1725389432901},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491773","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"261-266","source":"Crossref","is-referenced-by-count":5,"title":["Using a CISC microcontroller to test embedded memories"],"prefix":"10.1109","author":[{"given":"Ad","family":"van de Goor","sequence":"first","affiliation":[]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457210"},{"key":"ref11","article-title":"CPU-based Embedded Memory Testing","author":"van de goor","year":"2010","journal-title":"Int Test Conf"},{"article-title":"Testing Semiconductor Memories: Theory and Practice","year":"1998","author":"van de goor","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743139"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894234"},{"key":"ref15","first-page":"66","article-title":"Logical and topological testing of scrambled RAMs","author":"schanstra","year":"2003","journal-title":"IEEE Latin American Test Workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994601"},{"key":"ref17","first-page":"169","article-title":"Moving Inversion Test Pattern is Thorough, Yet Speedy","author":"de jonge","year":"1976","journal-title":"Computer Design"},{"key":"ref4","first-page":"49","article-title":"'Improving Software-based Self-Testing for Cache Mem-ories'","author":"sosnowsky","year":"2007","journal-title":"Proc IEEE Int Design and Test Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297673"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584048"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-7761-1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270862"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583992"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.87"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.203"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491773.pdf?arnumber=5491773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T21:36:57Z","timestamp":1536356217000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491773","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}