{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:56:35Z","timestamp":1730213795024,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491774","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:14:22Z","timestamp":1278425662000},"page":"243-248","source":"Crossref","is-referenced-by-count":6,"title":["Wrapper design for a CDMA bus in SOC"],"prefix":"10.1109","author":[{"given":"T.","family":"Nikolic","sequence":"first","affiliation":[]},{"given":"M.","family":"Stojcev","sequence":"additional","affiliation":[]},{"given":"Z.","family":"Stamenkovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/504914.504917"},{"key":"ref11","first-page":"524","article-title":"Bus wrapper design methodology in the SoC","author":"wu","year":"2002","journal-title":"Proceedings of the 13thNASA Symposium on VLSI Design"},{"key":"ref12","first-page":"399","article-title":"CDMA coded wrapper-based SoC interconnect","volume":"2","author":"nikolic","year":"2008","journal-title":"Proc 43rd International Scientific Conference on Information Communication and Energy Systems and Technologies"},{"year":"0","key":"ref13"},{"key":"ref14","first-page":"74","article-title":"Digital Design Flow: A Case Study","author":"stamenkovic","year":"2001","journal-title":"Proc 45th Yugoslav ETRAN Conference"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.915134"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.987082"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/047165549X"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2004.1399488"},{"key":"ref3","article-title":"An overview of SOC buses","author":"mitic","year":"2008","journal-title":"Digital Systems and Applications"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903914"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1109\/TVLSI.2007.900739","article-title":"Design of an interconnect architecture and signaling technology for parallelism in communication","volume":"15","author":"kim","year":"2007","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"year":"0","key":"ref8"},{"year":"0","key":"ref7"},{"key":"ref2","first-page":"187","article-title":"Design of communication architectures for high-performance and energy-efficient systems-on-chips","author":"dey","year":"2005","journal-title":"Multiprocessor Systems-on-Chips"},{"article-title":"On-chip communication architectures: system on chip interconnect","year":"2008","author":"pasricha","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826325"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491774.pdf?arnumber=5491774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T17:37:03Z","timestamp":1536341823000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491774\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491774","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}