{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:48:12Z","timestamp":1725745692879},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491781","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"221-224","source":"Crossref","is-referenced-by-count":7,"title":["Theorem proving techniques for the formal verification of NoC communications with non-minimal adaptive routing"],"prefix":"10.1109","author":[{"given":"Amr","family":"Helmy","sequence":"first","affiliation":[]},{"given":"Laurence","family":"Pierre","sequence":"additional","affiliation":[]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/DATE.2003.1253765"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/NOCS.2007.1"},{"key":"ref12","article-title":"Formal Verification of Communications in Networks-on-Chip","author":"borrione","year":"2009","journal-title":"Networks-on-chips Theory and PRACTICE"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ACSD.2006.14"},{"key":"ref4","article-title":"Hardware Assertion Checkers in On-line Detection of Network-on-Chip Faults","author":"chenard","year":"0","journal-title":"Proc Workshop on Diagnostic Services in Networks-on-Chips"},{"key":"ref3","article-title":"NoC Emulation on FPGA: HW\/SW Synergy for NoC Features Exploration","author":"genko","year":"0","journal-title":"Proceedings of PARCO '05"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1007\/s00165-007-0049-0"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/NOCS.2007.46"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1155\/2009\/548324"},{"year":"2002","author":"kaufmann","journal-title":"Computer Aided Reasoning An Approach","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/DATE.2005.11"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ASPDAC.2005.1466128"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICVD.2004.1261005"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491781.pdf?arnumber=5491781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T21:37:10Z","timestamp":1536356230000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491781","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}