{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:18:19Z","timestamp":1725412699025},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491786","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:14:22Z","timestamp":1278425662000},"page":"193-196","source":"Crossref","is-referenced-by-count":8,"title":["SREEP: Shift Register Equivalents Enumeration and Synthesis Program for secure scan design"],"prefix":"10.1109","author":[{"given":"Katsuya","family":"Fujiwara","sequence":"first","affiliation":[]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[]},{"given":"Marie Engelene J.","family":"Obien","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Tamamoto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.20"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419845"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270887"},{"journal-title":"SREEP","year":"0","author":"fujiwara","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862745"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386969"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70215"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/OLT.2004.1319691","article-title":"Scan design and secure chip","author":"hely","year":"2004","journal-title":"10th IEEE International On-Line Testing Symposium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906483"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.89"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4317.001.0001","author":"fujiwara","year":"1985","journal-title":"Logic Testing and Design for Testability"},{"journal-title":"Shift Resrister Seauences","year":"1982","author":"golomb","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.15"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491786.pdf?arnumber=5491786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T16:26:42Z","timestamp":1559233602000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491786","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}