{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:12:46Z","timestamp":1725459166059},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491787","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:14:22Z","timestamp":1278425662000},"page":"197-200","source":"Crossref","is-referenced-by-count":1,"title":["A synthesis method to propagate false path information from RTL to gate level"],"prefix":"10.1109","author":[{"given":"Satoshi","family":"Ohtake","sequence":"first","affiliation":[]},{"given":"Hiroshi","family":"Iwata","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1996.558208"},{"key":"ref3","first-page":"233","article-title":"An efficient method to identify untestable path delay faults","author":"reddy","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.969435"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.70"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1996.489643"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2010.5487557"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796555"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.567965"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2010.23"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.511566"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491787.pdf?arnumber=5491787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T17:37:24Z","timestamp":1536341844000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491787\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491787","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}