{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:56:42Z","timestamp":1730213802498,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491789","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"189-192","source":"Crossref","is-referenced-by-count":17,"title":["Tree-model based mapping for energy-efficient and low-latency Network-on-Chip"],"prefix":"10.1109","author":[{"given":"Bo","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas Canhao","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tero","family":"Santti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","volume":"1","author":"srinivasan","year":"2006","journal-title":"A methodology for mapping multiple use-cases onto networks on chips"},{"year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/3477.764880"},{"key":"ref13","first-page":"89","author":"shasha","year":"2002","journal-title":"Atreegrep approximate searching in unordered trees"},{"key":"ref14","article-title":"The splash-2 programs: Characterization and methodological considerations","volume":"0","author":"singh","year":"1995","journal-title":"International Symposium on Computer Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151076"},{"key":"ref4","first-page":"109","article-title":"Mapping cores on network-on-chip","volume":"1","year":"2005","journal-title":"International Journal of Computational Intelligence Research"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751856"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1998.649242"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy- and performance-aware mapping for regular noc architecture","volume":"24","author":"marculescu","year":"2005","journal-title":"IEEE Transations on Computer-Aided Design Of Integrated Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466125"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2008.4694878"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378471"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491789.pdf?arnumber=5491789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T21:37:04Z","timestamp":1536356224000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491789","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}