{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:37:44Z","timestamp":1725611864054},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491809","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"105-110","source":"Crossref","is-referenced-by-count":1,"title":["Developing reconfigurable FIFOs to optimize power\/performance of Voltage\/Frequency Island-based networks-on-chip"],"prefix":"10.1109","author":[{"given":"Amir-Mohammad","family":"Rahmani","sequence":"first","affiliation":[]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Simulation and synthesis techniques for asynchronous FIFO design with asynchronous pointer comparison","author":"cummings","year":"2002","journal-title":"SNUG-2002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.14"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071471"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071448"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269230"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/82.917781"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199168"},{"key":"ref18","first-page":"1","article-title":"Mapping of MPEG-4 Decoding on a Flexible Architecture Platform","author":"van der tol","year":"2002","journal-title":"SPIE"},{"key":"ref4","first-page":"195","article-title":"Managing power and performance for system-on-chip designs using volatge islands","author":"lackey","year":"2002","journal-title":"Proc of IEEEIACM Int Conf on Computer Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011229"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005309"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref7","first-page":"292","article-title":"Speed and voltage selection for gals systems based on voltage\/frequency islands","author":"niyogi","year":"2005","journal-title":"Proc ACM\/IEEE Asia-South Pacific Design Automation Conf"},{"article-title":"Globally asynchronous locally synchronous systems","year":"1984","author":"chapiro","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060159"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491809.pdf?arnumber=5491809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T21:37:22Z","timestamp":1536356242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491809","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}