{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:37:24Z","timestamp":1761561444395},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491824","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"20-23","source":"Crossref","is-referenced-by-count":13,"title":["Instruction reliability analysis for embedded processors"],"prefix":"10.1109","author":[{"given":"Ali","family":"Azarpeyvand","sequence":"first","affiliation":[]},{"given":"Mostafa E.","family":"Salehi","sequence":"additional","affiliation":[]},{"given":"Farshad","family":"Firouzi","sequence":"additional","affiliation":[]},{"given":"Amir","family":"Yazdanbakhsh","sequence":"additional","affiliation":[]},{"given":"Sied Mehdi","family":"Fakhraie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IIT.2009.5413372"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"key":"ref14","article-title":"Evaluating the effects of compiler optimizations on AVF","author":"jones","year":"2008","journal-title":"Workshop on Interaction Between Compilers and Computer Architecture (INTERACT-12)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1366224.1366225"},{"key":"ref16","article-title":"Architecture design for soft errors","author":"mukherjee","year":"2008","journal-title":"Morgan Kaufmann"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"key":"ref19","first-page":"790","article-title":"Design of a custom packet switching engine for network applications","author":"salehi","year":"2008","journal-title":"Proc Int CSI Comput Conf"},{"key":"ref4","first-page":"141","article-title":"Towards Nanocomputer Architecture","author":"beckett","year":"2002","journal-title":"Proc Asia-Pacific Comput Syst Archit Conf"},{"key":"ref3","article-title":"Technologies and designs for electronic nanocomputers","author":"montemerlo","year":"1996","journal-title":"The Mitre Corporation Technical Report"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"ref8","article-title":"Sim-SODA: a unified framework for architectural level software reliability analysis","author":"fu","year":"2006","journal-title":"Workshop on Modeling Benchmarking and Simulation"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"article-title":"Analysis and design of transient error tolerant nanometer circuits & system","year":"2007","author":"zhao","key":"ref2"},{"journal-title":"European Commission","article-title":"Technology Roadmap for Nanoelectronics","year":"2001","key":"ref1"},{"key":"ref9","first-page":"416","article-title":"Soft error sensitivity characterization for microprocessor dependability enhancement strategy","author":"kim","year":"2002","journal-title":"Proc of the International Conference on Dependable Systems and Networks"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2003.1249056"},{"journal-title":"Intel IXP1200 Network Processor Intel Corp","year":"2000","key":"ref22"},{"journal-title":"NetBSD Project NetBSD release 1 3 1","year":"0","key":"ref21"},{"key":"ref23","article-title":"Computer Organization and Design","author":"patterson","year":"2005","journal-title":"The Hardware\/Software Interface"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491824.pdf?arnumber=5491824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T21:36:58Z","timestamp":1536356218000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491824\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491824","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}