{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:53Z","timestamp":1759147613198,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491825","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"24-27","source":"Crossref","is-referenced-by-count":21,"title":["Automated SEU fault emulation using partial FPGA reconfiguration"],"prefix":"10.1109","author":[{"given":"Uros","family":"Legat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anton","family":"Biasizzo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franc","family":"Novak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"372","article-title":"A new functional fault model for FPGA Application-Orianted testing","author":"rebaudengo","year":"2002","journal-title":"Proc Defect Fault Tolerance VLSI Syst"},{"journal-title":"User Guide number UGo\/1","article-title":"Virtex 4 Conngutanon Guide","year":"2009","key":"ref11"},{"key":"ref12","article-title":"On-line error detection of a compact 32-bit hardware AES implementation","author":"legat","year":"2009","journal-title":"Inf Proc ETS"},{"key":"ref13","first-page":"1001","article-title":"Functional testing of processor cores in FPGA-based applications","volume":"28","author":"wegrzyn","year":"0","journal-title":"Computing and Informatics"},{"journal-title":"Application Note Virtex Virtex-E Virtex-II Virtex-II Pro Families (XAPP290)","article-title":"Two flows for partial reconfiguration: Module based or difference based","year":"2004","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214379"},{"key":"ref6","article-title":"Using run-time reconfiguration for fault injection in hardware prototypes","author":"antoni","year":"2002","journal-title":"Proc DFT"},{"key":"ref5","article-title":"Using run-time reconfiguration for fault injection applications","author":"leveugle","year":"2001","journal-title":"Proc IMTC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.62"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213319"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2004.1276583"},{"article-title":"Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation","year":"2003","author":"benso","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.5"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491825.pdf?arnumber=5491825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T21:37:10Z","timestamp":1536356230000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491825","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}