{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:56:57Z","timestamp":1730213817526,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491829","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"8-11","source":"Crossref","is-referenced-by-count":4,"title":["Automated simulation-based verification of power requirements for Systems-on-Chips"],"prefix":"10.1109","author":[{"given":"Christoph","family":"Trummer","sequence":"first","affiliation":[]},{"given":"Christoph M.","family":"Kirchsteiger","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Steger","sequence":"additional","affiliation":[]},{"given":"Reinhold","family":"Weiss","sequence":"additional","affiliation":[]},{"given":"Markus","family":"Pistauer","sequence":"additional","affiliation":[]},{"given":"Damian","family":"Dalton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2010","key":"ref10","article-title":"RHEiMS: Rapid Hierarchical Energy Investigation Modeling System"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195536"},{"key":"ref12","first-page":"228","article-title":"Low Power Verification Methodology Using UPF","author":"bembaron","year":"2009","journal-title":"Conference on Electronic Systems Design and Verification Solutions DVCon"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SYSTEMS.2008.4519044"},{"year":"2009","key":"ref14","article-title":"TL-5920 - Datasheet"},{"year":"2010","key":"ref15","article-title":"CC1101 Low-Power Sub-l GHz RF Transceiver"},{"journal-title":"Writing Effective Use Cases","year":"2001","author":"cockburn","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/sys.10033"},{"year":"2009","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.953497"},{"article-title":"Power-Aware Verification Spans IC Design - A Plan-to-Closure Approach Helps Ensure Silicon Success","year":"2009","author":"decker","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPSN.2008.67"},{"journal-title":"Comprehensive Functional Verification The Complete Industry Cycle","year":"2005","author":"wile","key":"ref2"},{"key":"ref1","first-page":"288","article-title":"Functional Verification of Low Power Designs at RTL","volume":"4644","author":"crone","year":"2007","journal-title":"Springer LNCS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2007.8"}],"event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2010,4,14]]},"location":"Vienna","end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491829.pdf?arnumber=5491829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,5]],"date-time":"2020-12-05T02:57:50Z","timestamp":1607137070000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491829\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491829","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}