{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T23:15:00Z","timestamp":1776813300950,"version":"3.51.2"},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ddecs.2010.5491833","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:14:22Z","timestamp":1278440062000},"page":"4-4","source":"Crossref","is-referenced-by-count":3,"title":["Formal verification meets robustness checking \u2014 Techniques and challenges"],"prefix":"10.1109","author":[{"given":"Rolf","family":"Drechsler","sequence":"first","affiliation":[]},{"given":"Gorschwin","family":"Fey","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Vienna","start":{"date-parts":[[2010,4,14]]},"end":{"date-parts":[[2010,4,16]]}},"container-title":["13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5484099\/5491740\/05491833.pdf?arnumber=5491833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T21:37:19Z","timestamp":1536356239000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5491833\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2010.5491833","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}