{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:05:08Z","timestamp":1729663508065,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/ddecs.2011.5783039","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T17:09:21Z","timestamp":1307466561000},"page":"11-16","source":"Crossref","is-referenced-by-count":1,"title":["Conversion and interfacing techniques for asynchronous circuits"],"prefix":"10.1109","author":[{"given":"Markus","family":"Ferringer","sequence":"first","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ASYNC.2007.15"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/92.894162"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ICCD.2007.4601950"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ASYNC.2007.17"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ASYNC.2010.23"},{"key":"ref15","first-page":"315","article-title":"Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"80","author":"cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems"},{"key":"ref4","first-page":"55","article-title":"Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR)","author":"dean","year":"1991","journal-title":"Proceedings of the 1991 University of California\/Santa Cruz conference on Advanced research in VLSI"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/5.362752"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/ASAP.1996.542821","article-title":"NULL Convention Logic: a complete and consistent logic for asynchronous digital circuit synthesis","author":"fant","year":"1996","journal-title":"ASAP 96 Proceedings of International Conference on Application Specific Systems Architectures and Processors 1996"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/12.537126"},{"year":"1984","author":"chapiro","article-title":"Globally-asynchronous locally-synchronous systems","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1049\/iet-cdt:20060159"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/978-1-4757-3385-3"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1002\/0471224146"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ASYNC.2003.1199169"}],"event":{"name":"Systems (DDECS)","start":{"date-parts":[[2011,4,13]]},"location":"Cottbus, Germany","end":{"date-parts":[[2011,4,15]]}},"container-title":["14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5771301\/5783023\/05783039.pdf?arnumber=5783039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T01:14:58Z","timestamp":1497921298000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2011.5783039","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}