{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:24:59Z","timestamp":1725560699085},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/ddecs.2011.5783046","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T13:09:21Z","timestamp":1307452161000},"page":"53-58","source":"Crossref","is-referenced-by-count":1,"title":["Towards an unified IP verification and robustness analysis platform"],"prefix":"10.1109","author":[{"given":"David","family":"Hely","sequence":"first","affiliation":[]},{"given":"Vincent","family":"Beroulle","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Jose Ramon Oya","family":"Garcia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation","year":"2003","author":"benso","key":"ref4"},{"journal-title":"D0254 group","year":"0","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2006.348238"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402501"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/THS.2010.5655079"},{"key":"ref5","first-page":"55","article-title":"Reliability verification of fault-tolerant systems design based on mutation analysis Vargas","year":"1998","journal-title":"Integrated Circuit Design 1998 Proceedings XI Brazilian Symposium on"},{"journal-title":"Xilinx","year":"0","key":"ref12"},{"journal-title":"Certess","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341472"},{"journal-title":"CC portal","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313220"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1078"}],"event":{"name":"Systems (DDECS)","start":{"date-parts":[[2011,4,13]]},"location":"Cottbus, Germany","end":{"date-parts":[[2011,4,15]]}},"container-title":["14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5771301\/5783023\/05783046.pdf?arnumber=5783046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:29:54Z","timestamp":1490074194000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2011.5783046","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}