{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:12:15Z","timestamp":1747807935883},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/ddecs.2011.5783082","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T17:09:21Z","timestamp":1307466561000},"page":"213-218","source":"Crossref","is-referenced-by-count":11,"title":["Implementation of Selective Fault Tolerance with conventional synthesis tools"],"prefix":"10.1109","author":[{"given":"Michael","family":"Augustin","sequence":"first","affiliation":[]},{"given":"Michael","family":"Gossel","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Kraemer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511807077.006"},{"key":"ref11","first-page":"79","article-title":"Effiziente Verfahren der Selbstreparatur von Logik","author":"gleichner","year":"2010","journal-title":"Proceedings of the 22 ITG\/GI\/GMM Workshop Testmethoden und Zuverliissigkeit von Schaltungen und Systemen"},{"key":"ref12","first-page":"89","article-title":"Eine neue Fehlertoleranz-methode zur Verringerung des Flachenaufwandes von TMR-Systemen","author":"augustin","year":"2010","journal-title":"GMM-Fachbericht Band 66 Zuverla?ssigkeit und Entwurf"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1524\/9783486710809"},{"key":"ref4","first-page":"89","article-title":"Design for Reliability (DfR) - A key requirement for modern product design","author":"schlunder","year":"2010","journal-title":"GMM-Fachbericht Band 66 Zuverliissigkeit und Entwurf VDE Verlag GmbH"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"journal-title":"Fault-Tolerant Computer System Design","year":"1996","author":"pradhan","key":"ref6"},{"journal-title":"Self-Checking and Fault-Tolerant Digital Design","year":"2001","author":"lala","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.50"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560191"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"}],"event":{"name":"Systems (DDECS)","start":{"date-parts":[[2011,4,13]]},"location":"Cottbus, Germany","end":{"date-parts":[[2011,4,15]]}},"container-title":["14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5771301\/5783023\/05783082.pdf?arnumber=5783082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T01:14:55Z","timestamp":1497921295000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2011.5783082","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}