{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:46:07Z","timestamp":1725500767110},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/ddecs.2011.5783086","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T13:09:21Z","timestamp":1307452161000},"page":"237-242","source":"Crossref","is-referenced-by-count":5,"title":["Communication modelling and synthesis for NoC-based systems with real-time constraints"],"prefix":"10.1109","author":[{"given":"Mihkel","family":"Tagel","sequence":"first","affiliation":[]},{"given":"Peeter","family":"Ellervee","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Hollstein","sequence":"additional","affiliation":[]},{"given":"Gert","family":"Jervan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2010.5631145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0029-7"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref14"},{"journal-title":"Noxim Network-on-chip Simulator [Online]","year":"0","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045092"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2005.33"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/DSD.2006.81","article-title":"Resource-efficient routing and scheduling of time-constrained streaming communication on networks-on-chip","author":"stuijk","year":"2006","journal-title":"9th EUROMICRO Conference on Digital System Design Architectures Methods and Tools (DSD 2006) Proceedings"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016763"},{"key":"ref8","article-title":"Design and Analysis of On-Chip Communication for Network-on-Chip Platforms","author":"lu","year":"2007","journal-title":"Ph D thesis"},{"key":"ref7","first-page":"161","article-title":"Real-time communication analysis for on-chip networks with wormhole switching networks-on-chip","author":"shim","year":"2008","journal-title":"Second ACM\/IEEE International Symposium on Networks-on-Chip (nocs 2008) NOCS"},{"key":"ref2","first-page":"180","article-title":"A two-step genetic algorithm for mapping task graphs to a network on chip architecture","author":"lei","year":"2003","journal-title":"Proc Euromicro Symp Digital Syst Design (DSD'03)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"}],"event":{"name":"Systems (DDECS)","start":{"date-parts":[[2011,4,13]]},"location":"Cottbus, Germany","end":{"date-parts":[[2011,4,15]]}},"container-title":["14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5771301\/5783023\/05783086.pdf?arnumber=5783086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T09:37:32Z","timestamp":1560245852000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783086\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2011.5783086","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}