{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T05:05:04Z","timestamp":1745643904053},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/ddecs.2011.5783090","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T17:09:21Z","timestamp":1307466561000},"page":"261-266","source":"Crossref","is-referenced-by-count":19,"title":["A variation-aware adaptive voltage scaling technique based on in-situ delay monitoring"],"prefix":"10.1109","author":[{"given":"Martin","family":"Wirnshofer","sequence":"first","affiliation":[]},{"given":"Leonhard","family":"Heiss","sequence":"additional","affiliation":[]},{"given":"Georg","family":"Georgakos","sequence":"additional","affiliation":[]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref3","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65nm high-performance microprocessor","author":"drake","year":"0","journal-title":"Proc Digest of Technical Papers IEEE International Solid-State Circuits Conference ISSCC 2007"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896695"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref2","first-page":"5","article-title":"Scaling, power, and the future of CMOS","author":"horowitz","year":"0","journal-title":"Proc IEDM Technical Digest Electron Devices Meeting IEEE International"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911351"}],"event":{"name":"Systems (DDECS)","start":{"date-parts":[[2011,4,13]]},"location":"Cottbus, Germany","end":{"date-parts":[[2011,4,15]]}},"container-title":["14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5771301\/5783023\/05783090.pdf?arnumber=5783090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:08:34Z","timestamp":1490087314000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783090\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2011.5783090","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}