{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T23:15:00Z","timestamp":1776813300556,"version":"3.51.2"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/ddecs.2011.5783129","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T17:09:21Z","timestamp":1307466561000},"page":"417-422","source":"Crossref","is-referenced-by-count":4,"title":["Automatic property generation for the formal verification of bus bridges"],"prefix":"10.1109","author":[{"given":"Mathias","family":"Soeken","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrich","family":"Kuhne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Freibothe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gorschwin","family":"Fe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"OneSpin Solutions GmbH","year":"0","journal-title":"GapFreeVerification Process Manual Technical report Munich 2009 Version 2009_12"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/277044.277047","article-title":"Automatic synthesis of interfaces between incompatible protocols","author":"passerone","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref12","first-page":"545","article-title":"Automatic Generation of Complex Properties for Hardware Designs","author":"rogin","year":"2008","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2004.12"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357999"},{"key":"ref15","first-page":"673","article-title":"MicroNetwork-Based Integration for SoCs","author":"wingard","year":"0","journal-title":"Design Automation Conference (DAC)"},{"key":"ref4","first-page":"596","article-title":"Automatic generation of embedded memory wrapper for multiprocessor SoC","author":"gharsalli","year":"2002","journal-title":"Design Automation Conference (DAC)"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1109\/ICVD.2004.1260923","article-title":"Bridge over troubled wrappers: Automated interface synthesis","author":"d'silva","year":"2004","journal-title":"VLSI Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45351-2_24"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2005.16"},{"key":"ref8","article-title":"OCP and verification of configurable OCP interfaces","author":"moondanos","year":"2010","journal-title":"Technical report Jasper Design Automation"},{"key":"ref7","article-title":"IEEE System Verilog Working Group","year":"2005","journal-title":"IEEE Standard for System Verilog - Unified Hardware Design Specification and Verification (IEEE Std 1800–2005)"},{"key":"ref2","author":"bormann","year":"2009","journal-title":"Method for the determination of the quality of a set of properties usable for the verification and specification of circuits"},{"key":"ref1","article-title":"vollstandige formale Verifikation","author":"bormann","year":"2009"},{"key":"ref9","article-title":"Open Core Protocol International Partnership","year":"2010","journal-title":"OCP-IP"}],"event":{"name":"Systems (DDECS)","location":"Cottbus, Germany","start":{"date-parts":[[2011,4,13]]},"end":{"date-parts":[[2011,4,15]]}},"container-title":["14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5771301\/5783023\/05783129.pdf?arnumber=5783129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T01:14:54Z","timestamp":1497921294000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2011.5783129","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}