{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:02:27Z","timestamp":1725570147729},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/ddecs.2011.5783130","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T17:09:21Z","timestamp":1307466561000},"page":"423-428","source":"Crossref","is-referenced-by-count":2,"title":["Probabilistic equivalence checking based on high-level decision diagrams"],"prefix":"10.1109","author":[{"given":"Anton","family":"Karputkin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mati","family":"Tombak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"year":"0","key":"ref11"},{"key":"ref12","first-page":"p6a:1","article-title":"Multi Terminal Binary Decision Diagrams: an Efficient Data Structure for Matrix Representation","author":"clarke","year":"1993","journal-title":"Int'l Workshop on Logic Synyh"},{"key":"ref13","first-page":"608","author":"lai","year":"1992","journal-title":"Edge Valued Binary Decision Diagrams for Multilevel Hierarchical Verification Design Automation Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217583"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3176\/eng.2010.1.06"},{"key":"ref3","first-page":"519","article-title":"Synthesis of High-Level Decision Diagrams for Functional Test Pattern Generation","author":"ubar","year":"2009","journal-title":"Int Conf Mixed Design of Integrated Circuits and System"},{"key":"ref6","first-page":"468","author":"jain","year":"0","journal-title":"Probabilistic design verification ICCAD-91 Digest of Technical Papers 1991 IEEE International Conference on Computer-Aided Design"},{"key":"ref5","first-page":"341","article-title":"Characteristic Polynomial Method for Verification and Test of Combinational Circuits","author":"agrawal","year":"1996","journal-title":"Proc 9th Int Conf VLSI Design VLSI Mobile Commun"},{"year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2000.848659"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"},{"year":"0","key":"ref9"}],"event":{"name":"Systems (DDECS)","start":{"date-parts":[[2011,4,13]]},"location":"Cottbus, Germany","end":{"date-parts":[[2011,4,15]]}},"container-title":["14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5771301\/5783023\/05783130.pdf?arnumber=5783130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:41:31Z","timestamp":1490078491000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783130\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2011.5783130","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}