{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:57:16Z","timestamp":1730213836091,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/ddecs.2012.6219051","type":"proceedings-article","created":{"date-parts":[[2012,6,22]],"date-time":"2012-06-22T19:29:31Z","timestamp":1340393371000},"page":"187-190","source":"Crossref","is-referenced-by-count":13,"title":["Generation of SystemC\/TLM code from UML\/MARTE sequence diagrams for verification"],"prefix":"10.1109","author":[{"given":"Emad","family":"Ebeid","sequence":"first","affiliation":[]},{"given":"Davide","family":"Quaglia","sequence":"additional","affiliation":[]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"57","article-title":"Design and verification of systemc transactionlevel models. Very Large Scale Integration (VLSI) Systems","volume":"14","author":"habibi","year":"2006","journal-title":"IEEE Transactions on"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.5120\/1215-1744"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/WCICA.2006.1714269"},{"journal-title":"Accellera Standard OV L V2 Library Reference Manual","year":"2011","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.37"},{"journal-title":"A UML Profile for MARTE (version 1 1)","year":"2011","key":"6"},{"journal-title":"OMG Unified Modeling LanguageTM (OMG UML)","year":"2009","key":"5"},{"key":"4","first-page":"459","article-title":"Model-driven SoC design via executable UML to Systemc","author":"nguyen","year":"2004","journal-title":"Real-Time Systems Symposium"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120760"},{"journal-title":"OSCI TLM 2 0","year":"2006","key":"8"}],"event":{"name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2012,4,18]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2012,4,20]]}},"container-title":["2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6213418\/6219000\/06219051.pdf?arnumber=6219051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:09:55Z","timestamp":1490094595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6219051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2012.6219051","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}