{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:57:16Z","timestamp":1730213836244,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/ddecs.2012.6219052","type":"proceedings-article","created":{"date-parts":[[2012,6,22]],"date-time":"2012-06-22T19:29:31Z","timestamp":1340393371000},"page":"191-192","source":"Crossref","is-referenced-by-count":1,"title":["A 512 kb SRAM in 65nm CMOS with divided bitline and novel two-stage sensing technique"],"prefix":"10.1109","author":[{"given":"Xiang","family":"Zheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huamin","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiqiang","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"145","article-title":"SRAM oriented memory sense amplifier design in 0.18 ?m CMOS technology","volume":"5","author":"chrisanthopoulos","year":"2002","journal-title":"IEEE ISCAS"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405673"},{"key":"4","first-page":"155","article-title":"An 8 Mb SRAM in 45 nm SOI featuring a twostage sensing scheme and dynamic power management","volume":"44","author":"ramadurai","year":"2009","journal-title":"IEEE JSSC"}],"event":{"name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2012,4,18]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2012,4,20]]}},"container-title":["2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6213418\/6219000\/06219052.pdf?arnumber=6219052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:09:56Z","timestamp":1490094596000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6219052\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2012.6219052","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}