{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,24]],"date-time":"2024-10-24T04:23:57Z","timestamp":1729743837563,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/ddecs.2012.6219079","type":"proceedings-article","created":{"date-parts":[[2012,6,22]],"date-time":"2012-06-22T23:29:31Z","timestamp":1340407771000},"page":"306-311","source":"Crossref","is-referenced-by-count":7,"title":["A SBST strategy to test microprocessors' Branch Target Buffer"],"prefix":"10.1109","author":[{"given":"P.","family":"Bernardi","sequence":"first","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Ciganda","sequence":"additional","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Grosso","sequence":"additional","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Sanchez","sequence":"additional","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sonza Reorda","sequence":"additional","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1658927"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"journal-title":"MiniMIPS Processor","year":"0","key":"10"},{"journal-title":"Combining Branch Predictors","year":"1993","author":"mcfarling","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993816"},{"journal-title":"E200z6 PowerPCCore Reference Manual","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081650"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437646"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.22"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1028477"}],"event":{"name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2012,4,18]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2012,4,20]]}},"container-title":["2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6213418\/6219000\/06219079.pdf?arnumber=6219079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T17:46:01Z","timestamp":1729705561000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6219079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2012.6219079","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}