{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T10:09:20Z","timestamp":1769508560466,"version":"3.49.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/ddecs.2012.6219086","type":"proceedings-article","created":{"date-parts":[[2012,6,22]],"date-time":"2012-06-22T23:29:31Z","timestamp":1340407771000},"page":"348-353","source":"Crossref","is-referenced-by-count":29,"title":["BTI impact on logical gates in nano-scale CMOS technology"],"prefix":"10.1109","author":[{"given":"Seyab","family":"Khan","sequence":"first","affiliation":[{"name":"Computer Engineering Laboratory, Delft University of Technology, Mekelweg 4, 2628 CD, The Netherland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Computer Engineering Laboratory, Delft University of Technology, Mekelweg 4, 2628 CD, The Netherland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Halil","family":"Kukner","sequence":"additional","affiliation":[{"name":"Kapeldreef 75,B-3001, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[{"name":"Kapeldreef 75,B-3001, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"Kapeldreef 75,B-3001, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Micro architecture and Design Challenges for Giga scale Integration","author":"Borkar","year":"2004","journal-title":"Pro. of Intl. Svmoos. Micro architecture"},{"key":"ref2","first-page":"73","article-title":"The Impact of BTI for Direct Tunneling Ultra Thin Gate Oxide of MOSFET Scaling","volume-title":"VLSI Technology, Digest of Technical Papers","author":"Kizmuka","year":"1999"},{"key":"ref3","article-title":"A comparative study of NBTI and PBTI in Si02\/Hf02 stacks with FUSI, TiN, gates","volume-title":"Pro. of VLSI Technology symp.","author":"Zafar","year":"2006"},{"key":"ref4","first-page":"17","article-title":"Behaviour of NBTI Under AC Dynamic Circuit Conditions","volume-title":"Pro. of Intl. Physics Reliability Symp.","author":"Abadeer","year":"2003"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref6","article-title":"Disorder-Controlled-Kinetics Model NBTI and its Experimental Verification","volume-title":"Proc. Intl. Physics Reliability Symp.","author":"Kaczer","year":"2005"},{"key":"ref7","article-title":"NBTI impact on transistor and circuit: Models, mechanisms and scaling effects","author":"Krishnan","year":"2003","journal-title":"Pro. of IEDM"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.2919798"},{"key":"ref9","first-page":"265","volume-title":"215th ECS meeting","author":"Grassor","year":"2009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.893809"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233601"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560238"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74442-9_16"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.49"},{"key":"ref17","first-page":"546","article-title":"NBTI Impact on Combinational and Sequential Circuits","volume-title":"Proc. of Design Automation Conference","author":"Wang","year":"2007"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269296"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/date.2005.291"},{"key":"ref21","first-page":"1","article-title":"Time and Workload Dependent Device Variability in Circuit Simulations","volume-title":"Proc. Intl. Conf on IC Design and Technology","author":"Kaczer","year":"2011"},{"key":"ref22","first-page":"152","article-title":"From Mean Values to Distribution of BTI Lifetime of Deeply scaled FETs through Atomistic Understanding of the Degradation","author":"Luque","year":"2011","journal-title":"Sym. on VLSI Technology"},{"key":"ref23","volume-title":"Predictive Technology Model"}],"event":{"name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Tallinn, Estonia","start":{"date-parts":[[2012,4,18]]},"end":{"date-parts":[[2012,4,20]]}},"container-title":["2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6213418\/6219000\/06219086.pdf?arnumber=6219086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:16:56Z","timestamp":1747804616000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6219086\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2012.6219086","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}