{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:57:21Z","timestamp":1730213841890,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/ddecs.2012.6219090","type":"proceedings-article","created":{"date-parts":[[2012,6,22]],"date-time":"2012-06-22T19:29:31Z","timestamp":1340393371000},"page":"372-377","source":"Crossref","is-referenced-by-count":2,"title":["Efficient digital design for automotive mixed-signal ASICs using simulink"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Mauderer","sequence":"first","affiliation":[]},{"given":"Marvin","family":"Freier","sequence":"additional","affiliation":[]},{"given":"Jan-Hendrik","family":"Oetjens","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Multirate Statistical Signal Processing","year":"2007","author":"jahromi","key":"13"},{"key":"11","first-page":"1990","article-title":"Accuracy-guaranteed bit-width optimization,\" computer-Aided design of integrated circuits and systems","volume":"25","author":"lee","year":"2006","journal-title":"IEEE Transactions on"},{"journal-title":"PyGen A MATLAB\/Simulink Based Tool for Synthesizing Parameterized and Energy Efficient Designs Using FPGAs","year":"2004","author":"ou","key":"12"},{"year":"0","key":"3"},{"key":"2","article-title":"Bridging the gap between simulink and analog design environments using hdl code generation","author":"mauderer","year":"2011","journal-title":"Proceedings of ANALOG 2011"},{"key":"1","article-title":"System-level-design for automotive mixed-signal-Asics: An industrial point of view","volume":"14","author":"mauderer","year":"2011","journal-title":"Proceedings of MBMV 2011"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996700"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"year":"0","key":"5"},{"key":"4","article-title":"Design flow for high level synthesis of digital signal processing algorithms from simulink models","author":"butt","year":"2011","journal-title":"Proceedings of CDNLive EMEA"},{"key":"9","article-title":"Dsp architecture optimization in matlab\/simulink environment","author":"nanda","year":"2008","journal-title":"Int Symposium VLSI Circuits (VLSI'08)"},{"key":"8","first-page":"922","article-title":"Power and area minimization for multidimensional signal processing,\" solid-state circuits","volume":"42","author":"markovic","year":"2007","journal-title":"IEEE Journal of"}],"event":{"name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2012,4,18]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2012,4,20]]}},"container-title":["2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6213418\/6219000\/06219090.pdf?arnumber=6219090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:12:23Z","timestamp":1490094743000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6219090\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2012.6219090","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}